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Abstract—Resource balancing has been effectively used to
mitigate the long-term aging effects of Negative Bias Temperature
Instability (NBTI) in multi-core and Graphics Processing Unit
(GPU) architectures. In this work, we investigate this strategy
in Coarse-Grained Reconfigurable Arrays (CGRAs) with a novel
application-to-CGRA allocation approach. By introducing impor-
tant extensions to the reconfiguration logic and the datapath, we
enable the dynamic movement of configurations throughout the
fabric and allow overutilized Functional Units (FUs) to recover
from stress-induced NBTI aging. Implementing the approach in a
resource-constrained state-of-the-art CGRA reveals 2.2× lifetime
improvement with negligible performance overheads and less
than 10% increase in area.
Index Terms—reconfigurable systems, Coarse-Grained Recon-
figurable Arrays (CGRAs), aging, utilization-aware, mapping,
allocation.
I. INTRODUCTION
Hardware aging has emerged as a critical reliability threat
that can lead to degraded performance and early-stage system
failure [1]. One of the main phenomena leading to increased
Threshold Voltage (Vt), circuit delays, and device wear-out is
Negative-Bias Temperature Instability (NBTI), caused by the
massive stress induced on the PMOS transistors [2], [3]. Partial
recovery from this aging threat is observed when the circuit
is power-gated or remains idle for a given time. Utilization-
aware resource balancing can thus be leveraged to alleviate the
long-term aging effects of NBTI. Recent approaches to aging
mitigation exploit the architectural regularity in Chip Multi-
Processors (CMPs) and Graphics Processing Units (GPUs)
with scheduling algorithms that balance the utilization of the
processing resources (i.e., cores) and reduce the accumulated
stress, thereby slowing down the wear-out [3]–[10]. However,
within the scope of small low-power CMPs or even single-core
embedded systems, the absence of a regular structure hinders
the application of similar strategies.
Reconfigurable architectures, in particular, Coarse-Grained
Reconfigurable Array (CGRA) systems, offer a promising
solution in that direction. Besides being dynamically customiz-
able to implement different application datapaths that improve
performance and energy efficiency, CGRAs also offers a
regular structure that can be leveraged by utilization-balancing
strategies for aging mitigation. While previous works have
addressed energy-efficient design and mapping strategies for
CGRAs [11]–[17], aging mitigation in such architectures has
received significantly less attention, with the proposed strate-
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Fig. 1. Utilization rate of the FU in a 1D (only left-to-right data propaga-
tion) 4x8 CGRA design when employing traditional mapping methods and
executing a set of embedded applications.
gies being either oblivious to the utilization [18] or requiring
changes in the compiled code [19]. To address these limitations
in CGRAs, in this paper, we propose an automatic approach for
aging mitigation through utilization-aware resource balancing.
Motivational Analysis: In CGRAs, when employing tra-
ditional energy-efficient application mapping strategies [12],
[13], [17], the allocation of the operations is typically biased
towards one of the corners of the array. The reason for that
is, the allocation algorithms greedily select the first available
FU where an operation may execute in order to minimize the
execution time, for instance, through reduced communication
time. Fig. 1 from our experiments illustrates this phenomena
by showing the average utilization of the FUs in a rectangular
CGRA fabric (such as in [15], [16], [20]) when executing a set
of embedded benchmark applications. As can be seen, the top-
left-most FU is used by 100% of the CGRA configurations,
while the bottom-right-most one is used by only 1% of the
total configurations. As a consequence of their high utilization,
FUs around the top-left corner undergo more stress phases
over time and can age up to 10× faster, leading to early-stage
FU failures that limit the Instruction-Level Parallelism (ILP)
exploitation and CGRA performance.
Proposed Approach: Ideally, the utilization should be uni-
formly distributed across the CGRA’s FUs to ensure a uniform
aging rate and an extended system lifetime. The FUs with
low utilization thus represent a utilization budget that can be
leveraged to slow down aging in the most stressed components.
Towards this goal, we propose a novel configuration allocation
procedure that supports the automatic run-time movement
of CGRA configurations through the reconfigurable fabric,
improving over traditional aging-unaware allocation strate-
gies. The approach is implemented by deploying important,
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yet low-cost extensions to the CGRA’s reconfiguration logic
and datapath that allow configuration movement without any
significant performance overhead, effectively distributing the
FU’s utilization more uniformly across the fabric.
In summary, this work makes the following contribu-
tions:
• We propose a novel utilization-aware configurations alloca-
tion strategy for CGRAs that automatically slows down the
NBTI aging effects by balancing the utilization of the FUs
(Section III.A).
• We introduce the required architectural extensions to support
the proposed allocation approach in a state-of-art CGRA
[20] (Section III.B);
• We show how our strategy can increase the CGRA’s lifetime
by 2.4× even under resource-constrained scenarios while
introducing negligible performance and less than 10% area
overhead (Section IV).
II. BACKGROUND AND RELATED WORK
A. Hardware Aging
NBTI is one of the fundamental aging phenomena affecting
PMOS transistors. Setting Vgs to −Vdd (i.e. switching the
transistor on) leads to an increase in the Vt which is commonly
referred to as short-term aging. When the stress is released by
setting Vgs to 0, the increase in Vt is only partially recovered,
thereby leading to a continuous delay degradation over a long
period of time (i.e., long-term aging) [2], [4], [21]. Recent
evaluations suggest nearly 10% increase in circuit delay after
3 years [22] and 20% increase after 10 years [23], or complete
wear-out in less than 3 years even for very low stress rates [5].
The default strategy to prevent premature system failure
is to ship designs with timing guardbands, setting a nominal
frequency lower than the maximum one and accounting for the
wear-out effects over several years [24], [25]. Architectural-
level aging-mitigation strategies usually employ utilization bal-
ancing of the processing resources. For that, however, a regular
structure is required, limiting the application of the approach
to multi-core [4]–[6] and GPU [3], [7], [8] architectures.
In this work, we use a predictive model for NBTI aging
based on a prominent related work [26] that gives the long-
term NBTI-induced Vt as a function of the Operating Voltage
(Vdd), Temperature (T ), time (t) and duty cycle (d, which is
equivalent to the utilization rate u of an FU) – see Eq. 1. The
increase in delay can then be approximated to first order as
the relative increase in Vt.
∆Vt = 0.005× e−1500/T × V 4dd × t1/6 × u1/6 (1)
B. Coarse-Grained Reconfigurable Arrays
Reconfigurable architectures, in particular, CGRAs, repre-
sent an attractive solution for energy-efficient execution even
for single-threaded applications since they enable hardware
customization at run time to match different computational
requirements [27], [28]. Application code can be mapped to
CGRAs either statically [11], [13] (at compile time) or dynam-
ically [14]–[17] (at run time). Dynamic mapping approaches
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Fig. 2. Overview of the TransRec system [20], which serves as a baseline for
the implementation of the utilization-aware allocation proposed in this work.
present several advantages. First, they enable the automatic
acceleration of binaries after deployment, without the need
to recompile. Second, they can leverage dynamic information
(such as how often each application region is executed) for
optimizing the configurations towards the energy-efficiency
target.
An example of such a system supporting dynamic mapping
is the TransRec system [20], which we use as a baseline for
the proposed aging-aware load balancing strategy (described
next in Section III). TransRec consists of a General-Purpose
Processor (GPP) core, a tightly-coupled CGRA-based recon-
figurable unit, and a hardware-implemented Dynamic Binary
Translation (DBT) module that automatically transforms bi-
nary code at run time into configurations for CGRA execution.
An overview of this system and its execution process is
presented in Fig. 2 and detailed next. An application begins
its execution on the GPP core (Step 1). As instructions finish
their execution, they are sent to the DBT module (Step 2),
which interprets their semantics, finds the dependencies among
them, and allocates them into a CGRA configuration. A CGRA
configuration is composed of a sequence of instructions that
are then saved in a dedicated configuration cache and indexed
by the PC of the first instruction of that sequence, for posterior
acceleration (Step 3). Therefore, while the GPP executes the
application, the DBT also continually checks the configuration
cache for a matching configuration for the next instruction
sequence using the Program Counter (PC) (Step 4). When
entry one is found, it is offloaded from the configuration
cache along with the input register values coming from the
GPP (Step 5) and executed in the CGRA (Step 6) After the
execution is completed, the output registers’ results are written
back and committed in program order to the GPP (Step 7).
This execution model enables on-the-fly acceleration without
changing the application binary.
We present the detailed architecture of TransRec’s reconfig-
urable unit in Section III, along with the required extensions
to support the proposed aging-mitigation approach.
C. Research Opportunities
There is only a limited body of work on aging mitigation in
CGRAs. Previous work has modified a static mapping strategy
for aging-aware allocation [19], or used aggressive voltage
underscaling to achieve low energy consumption while also
reducing aging [18]. This static approach, however, is limited
to new applications with availability of source code, requires
redeployment, and is unaware of dynamic input-dependent
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Fig. 3. Overview of the two-step configuration generation and configuration
allocation approach.
information that affects the execution. Another work uses
voltage aggressive underscaling to achieve low energy con-
sumption and also reduce aging, given the dependence of
NBTI on the supply voltage [18]. The approach proposed in
this work is complementary to [18] since NBTI is addressed
by balancing the utilization of the processing resources and
therefore increasing the stress-to-recovery ratio, which affects
aging as per Eq. 1.
III. PROPOSED UTILIZATION-AWARE ALLOCATION
STRATEGY
As described in Section II, current application-to-CGRA
mapping approaches are limited in their ability to address
NBTI aging. In an ideal scenario, an aging-aware strategy
should not allocate the application’s instructions onto the
lowest-health FUs in the CGRA fabric. However, detecting the
optimal allocation at run time may turn out to be prohibitively
expensive; while supporting random allocations (and therefore
achieve a uniform distribution over time) in the CGRA fabric
with a complex interconnection network may severely impact
performance.
We propose a lightweight yet effective alternative: a
utilization-aware configuration allocation strategy that enables
automatic aging mitigation. The strategy is implemented di-
rectly in the hardware, and therefore requires no changes to the
precompiled CGRA binaries or dynamic mapping strategies.
An overview is provided in Fig. 3. Given a previously gener-
ated CGRA configuration (using static or dynamic methods),
which we refer to as a virtual configuration (See Fig. 3a),
the allocation approach consists of moving this configuration
through the fabric horizontally and vertically whenever a new
execution takes place. To do so, we move the position of the
configuration pivot (red circle in Fig. 3) for each new execution
following the pattern depicted in Fig. 3, which covers all
of the reconfigurable fabric. By moving the pivot, the entire
configuration moves with it, and a more uniform utilization
of the entire fabric should be achieved. To cover the entire
CGRA, wrap-around as shown in Fig. 3c is also supported.
We proceed with a description of the TransRec CGRA,
which serves as a use-case on top of which we implement
the proposed approach. After that, we show the required
architectural extensions to support the proposed approach.
A. Baseline Implementation
The TransRec CGRA is a matrix of FUs composed entirely
of combinational logic and divided into rows and columns –
see Fig. 4. Data propagates from left to right, so that each
FU occupies a row and a sequence of columns (according to
its latency). Since the design is highly regular, it is easily
configurable for exploiting distinct ranges of ILP. For the
technology under consideration in this work, Arithmetic-Logic
Units (ALUs) have the latency of half a processor cycle due
to their simplicity and correspond to a single column. Loads
and stores are constrained by the data cache, with one read
and one write, and take two processor cycles to complete (or,
equivalently, four columns). As shown in the figure, while a
single load operation or store is executed, two chains of four
data-dependent ALU operations may be executed concurrently.
FUs communicate via context lines, initially fed by values
from the input context. Before each FU, a crossbar selects
the context line that feeds the inputs. After each FU, another
crossbar selects, for each context line, which values from the
FUs of the current column are propagated to the next ones.
B. Microarchitectural Extensions
To implement the instruction rotation mechanism with no
performance overheads, we need to modify the interconnection
network to allow:
• the allocation of a previously-generated configuration into
the CGRA fabric to start at an arbitrary column and row;
• the allocation to “wrap-around”, so that operations in the
last row and column can propagate their results to the
first row and column (similarly to how circular buffers
are designed).
Moreover, the implementation of the approach requires
changes both in the reconfiguration logic and in the datapath.
Two operations must be supported: vertical movement and
horizontal movement.
For the vertical movement operation, we need to only
change the CGRA’s reconfiguration logic. This is the structure
shown in Fig. 5a, which is responsible for receiving the
configuration bits from the configuration cache and forwarding
them to the appropriate columns and rows. It works as follows.
Input to the reconfiguration logic are n configuration lines,
each of which contains the reconfiguration bits for an entire
column. Columns continuously monitor the configuration lines
such that column i is connected to line i mod n. For n = 4,
for instance (as in Fig. 5), columns 0, 4, 8 . . . are connected to
bus 0, columns 1, 5, 9, . . . to bus 1 and so on. A control unit
sends write signals so that the context registers for columns
i, . . . , i+n are reconfigured in cycle i. In the example, columns
1 . . . 4 would all be reconfigured in the first cycle.
In the implementation supporting the configuration move-
ment approach, the reconfiguration logic is extended with
multiplexers to allow each column i to fetch the values in
any of the n configuration lines. Fig. 5b shows this new
multiplexer (in purple), which allows the column to receive the
configuration bits for any of the configuration lines, not only
the first one (shown in red). This microarchitectural change
enables the horizontal movement of the configurations through
the fabric.
Lastly, Fig. 5c shows (in purple) the required extensions
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addition to the datapath to support horizontal movement (shown with R).
necessary to support the vertical movement of the config-
uration. Considering that the input configuration bits are
responsible for an entire column, which includes the input
multiplexers, the FUs and the output multiplexers, we extend
the microarchitecture with barrel shifters for each of these
structures (shown in purple). Although barrel shifters are
known to introduce significant latency overheads, the number
of rows in such a CGRA is usually small (≤ 8) due to the
limited application ILP, so such overhead is only marginal, as
our results will show.
The proposed approach, in particular, the horizontal move-
ment operation, also requires the introduction of one new set
of multiplexers for each column and the context line in the
datapath. An additional 2:1 multiplexer (shown in purple in
Fig. 4) selects between the previous line and the initial input
context. This multiplexer is deployed to enable the wrap-
around operation, i.e., so that a configuration may start the
execution from an arbitrary column. The multiplexer from
the last column then feeds back into the first one to enable
the wrap-around of the operations (i.e., operations in the last
column can communicate to the first column).
IV. EVALUATION METHODOLOGY
We evaluate the proposed utilzation-aware allocation for its
lifetime-extension capabilities and its performance and area
overheads, comparing these results to the utilization-unaware
implementation. We target the RISC-V Instruction-Set Ar-
chitecture (ISA) due to the availability of open Hardware
Description Language (HDL) processor designs that allow for
(Partial) 
Cfg. Bits
Cfg. 
Reg 
Col 1
Cfg. 
Reg 
Col 3
Col 4 . . .a)
b)
Col i+1
Col i
Col i+2
Col i+3
Cfg. 
Reg 
Col 2
Reg c) I. MUXs 
Reg
ALUs 
Reg
O. MUXs 
Reg
Shift Shift Shift
Fig. 5. Detailed view of the reconfiguration logic, with (a) the configuration
lines feeding all columns, (b) a column listening to a particular configuration
line, and (c) the configuration bits feeding to the input multiplexers, FUs and
output multiplexers.
high-accuracy area and power estimations.
A. Tools and Design Flow
For performance evaluation and fast design-space explo-
ration, we extended the gem5 cycle-accurate simulator [29]
with the TransRec implementation Binary Translation (BT)
and CGRA designs based on [20], using the TimingSimple
CPU to model a single-issue core. 10 benchmarks1 from
mibench [30], typically found in the embedded domain, com-
piled for the RISC-V ISA with -O3 and running the “small
input set” were used in the evaluation.
For area and energy evaluation, an HDL prototype of the
system built on top of the Rocket core [31] was developed
and synthesized with Cadence RTL Compiler and NanGate’s
15nm standard cell library [32]. Results for the caches were
estimated using FinCACTI [33].
Finally, to evaluate the aging, the model described earlier in
Section II (Eq. 1) was used to estimate the impact of utiliza-
tion on the NBTI-induced increase in Vt. The Vt degradation
causes a linear increase in delay, according to the model of
[26]. We consider that the product’s end-of-life is determined
by the aging rate of the most stress-induced component in
the design (i.e., the FU with the highest utilization). A worst-
case delay degradation of 10% over 3 years was considered
as estimated in the literature [23], [34].
B. Design Space Exploration
An initial exploration of the unmodified TransRec architec-
ture design space was carried out to select interesting design
points to evaluate the aging effects. This exploration covered
different sizes of the CGRA fabric (length as number of
columns L, representing sequential execution, varied from 8
to 32, and width as number of rows W , representing parallel
execution, varied from 2 to 8) and its impact onto the execution
time, the energy consumption and the average utilization of
the FUs (all compared to a stand-alone Rocket GPP core).
Fig. 6 shows the result of this exploration. The red square
1The following subset of mibench was selected due compatibility with
the simulation toolflow: bitcount, CRC32, dijkstra, qsort, rijndael-e, sha,
stringsearch, susan (corners, edges and smoothing).
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Fig. 6. System-wide performance, energy consumption and average occu-
pancy for different sizes of CGRA fabric.
with 1× represents the performance and energy consumption
of the GPP alone, and the others the TransRec system. From
this analysis we select the following designs of interest:
• (L16,W2), with 2.14× speedup, 10% reduction in en-
ergy consumption and an average utilization of 39.7%.
We name this scenario BE (best energy consumption).
• (L32,W4), with 2.45× speedup, 20% increase in energy
consumption and an average utilization of 17.8%. We
name this scenario BP (best performance).
• (L32,W8), with 2.45× speedup (same as above), 46%
increase in energy consumption and an average utilization
of 8.9%. We name this scenario BU (best (lowest)
utilization).
V. RESULTS AND DISCUSSION
A. Utilization and Lifetime Extension
Fig. 7 shows the utilization of the CGRA fabric in the BE
scenario, for both the baseline allocation strategy (on the top)
as well as the utilization-aware allocation (on the bottom). As
initially noted in Section I, the lower columns and rows present
a higher utilization than the upper ones when employing
traditional allocation strategies. With the proposed utilization-
aware allocation, the utilization is more evenly distributed
across the fabric, avoiding high stresses in a single component.
The maximum utilization drops from 94.5% in the baseline to
41.2% in the proposed approach.
Due to space limitations, rather than presenting the same
figure for the BP and BU scenarios (which represent larger
CGRA fabrics), we show in the upper part of Fig. 8 the
probability density function for the utilization of a FU in the
three scenarios, for both the baseline as well as the proposed
allocation approach. These plots show that larger fabrics such
as in the BU scenario have a significant amount of FU with
small utilization when using the baseline allocation, increasing
the potential of the proposed approach.
Given these distributions and the highest utilization for each
scenario (which ultimately determines the first component
to fail), we use Eq. 1 to estimate the improvements in the
aging rate of the design. The lower part of Fig. 8 shows
the delay increase over time due to NBTI aging for the
baseline and proposed approaches. Larger designs present the
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Fig. 7. Average utilization of each FU in the traditional and proposed
approaches (left side) along with probability density plot for the utilization
rate. Results for the BE scenario (16x2 design).
Fig. 8. NBTI-induced increase in delay over the years for different CGRA
sizes and considering the utilization-unware allocation and the proposed one.
highest difference, as they offer a higher utilization budget
for balancing. For the smallest design (BE), the aging rate is
slowed down by 2.29×, and the system presents a performance
degradation of 10% only in 7 years rather than in 3. Larger
designs lead to even better improvements in the product’s
lifetime as they offer even more resources for utilization
balancing. Table I summarizes these findings.
B. Area Overhead
As described in Section III, the proposed approach requires
extending the reconfiguration logic and the datapath. Table
II presents the area results for the implementation of the
BE scenario with and without the architectural extensions.
The area overhead was found to be below 10%. Moreover,
TABLE I
UTILIZATION AND LIFETIME IMPROVEMENTS FOR EACH SCENARIO.
Scenario Avg. Util BaselineWorst Util.
Proposed
Worst Util. Lifetime Improv.
BE 39.7% 94.5% 41.1% 2.29×
BP 17.10% 98.1% 22.4% 4.37×
BU 8.5% 98.1% 12.3% 7.97×
TABLE II
CGRA AREA OVERHEAD (BE SCENARIO).
Baseline Modified
Area[µ2] 28, 995 30, 199 (+4.15%)
# Cells 79, 540 83, 083 (+4.45%)
considering only a single column in the design, both the
baseline and the proposed version were able to reach the same
minimum latency of 120ps (for one column, as shown in the
left side of Fig. 4b). These results suggest that the introduced
modifications do not affect the maximum frequency of the
design, which is likely to run with a frequency below the
maximum one due to power consumption constraints.
VI. CONCLUSIONS AND FUTURE WORK
In this work, we have proposed a utilization-aware allo-
cation strategy for aging mitigation in CGRAs. The strategy
is based on rotating the virtual configurations, which were
originally targeted for performance/energy efficiency, through-
out the fabric to balance the stress-to-recovery rates of the
individual FUs, and thereby reduce the aging rate of the whole
design. To enable this, the configuration bits are shifted at
configuration load time by using the structures shown in Fig.
5. By doing so, our approach increases the lifetime of the
design by 2.29×–7.97× for different design sizes. As a future
work, we will implement the improved rotation techniques
and use run-time aging information to adapt the allocation
strategy dynamically. We will also evaluate homogeneous and
heterogeneous multi-core scenarios.
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